


대회개요 프로그램 초록제출 초록발표 참가등록 전시/후원 장소/숙박 커뮤니티 🔠 🕄 🞑 🕤 🕒

• 등록안내 • 온라인등록



今の つト三もト

## [제23회 한국반도체학술대회\_Program at a Glance]

2월 22일(월)	Room A	Room B				
2월 22일(월)	태백룸(5층)	함백룸(5층)				
	[Short Course 1]	[Short Course 2]				
14:00-18:00	3차원 집적 기술:	차세대 저전력소자의				
	원리와 응용	개발과 설계				

	Room A	Room B	Room C	Room D	Room E	Room F	Room G	Room H	Room I	Room J	Room K	Room L
2월 23일(화)	5층					6층						5층
	समा	태백II+III	함백I	함백II+III	컨벤션홀L	봉래I	봉래II+III	육백I	육백II	청옥I	청옥II+III	로비
	[TA1-L]	[TB1-D]	[TC1-F]	[TD1-G]		[TF1-I]	[TG1-F]	[TH1-J]		[TJ1-K]	[TK1-R]	
08:30-10:30	Analog Design I	1D/2D Materials & Devices	Novel Si Devices and Integrated Circuits (4)	and Integrated Characterization sensors and and Integrated	Novel Si Devices and Integrated Circuits (1)	Nanofabrication for Application		Memory processing and RRAM operation	Interaction of system SW and semiconductor			
10:30-10:40	휴식 (& 커피, 다과)											
	[TA2-L]	[TB2-D]	[TC2-M]	[TD2-G]		[TF2-O]	[TG2-F]	[TH2-J]	CDC	[TJ2-K]	[TK2-R]	
10:40-12:40	Analog Design II	Oxide Semiconductors	RFIC and smart RFID tags	Reliability Analysis: Thin- film transistors and field-effect transistors		VLSI System Design for Communications	Novel Si Devices and Integrated Circuits (2)	Nanofabrication for Application		NAND, PCRAM, and MRAM	Little more faster, and even better reliability	
12:40-13:40	정신 [포레스트볼륨 / 4층]								Chip Design			
13:40-14:20	기조강면 1 : Prof. Akira Toriumi (The University of Tokyo)  "Materials Innovation for Versatile Electron Devices in IoT Era" [변생년을 K-W 7 등급]							Contest & 전시				
14:20-15:00	기조강연 2 : 박재근 교수 (한양대학교)  " Nonvolatile Memory Technology beyond 25m: Dilemma & Challenge" [변선용 K-W - 155]											
15:00-15:10	휴식 (& 커피, 다과)											
	[TA3-A]	[TB3-D]	[ТСЗ-Н]	[TD3-G]		[TF3-Q]	[TG3-F]	[TH3-J]	[TI1-N]	[TJ3-K]	[TK3-E]	
15:10-17:10	A2: Enabling packaging technologies	Process Technology for Thin Films	Display and Imaging Technologies	Device Modeling and Simulation 1 : RF, teraherz, low-power, and		Metrology and Inspection I	Novel Si Devices and Integrated Circuits (3)	Graphene and Related Carbon Nanostructures	Advances in Design Technology	Circuit related topics and memory selectors	Advanced GaN Technology	
17:10-18:30	포스터 세선1 [TP1]											
18:30-20:00	만찬 [컨벤션홈 K+W / 5층]											
20:00-		Rump Session 1 : 스케일링 한계 극복을 위한 미래 반도체 기술 [태백룸 / 5중] Rump Session 2 : 초연결 사회의 반도체 기술 전망과 과제 [함백룸 / 5중]										

	Room A	Room B	Room C	Room D	Room E	Room F	Room G	Room H	Room I	Room J	Room K	Room L
2월 24일(수)	5층					6층						5층
	EHWII	eff #fII+III	함백I	함백II+III	컨벤션홀L	봉래I	봉래II+III	육백I	육백II	청옥I	청옥Ⅱ+Ⅲ	로비
	[WA1-A]	[WB1-D]	[WC1-C]	[WD1-G]		[WF1-Q]	[WG1-F]	[WH1-J]	[WI1-N]	[WJ1-K]	[WK1-E]	
08:30-10:00	A1: Contact and thin film technologies for high performance	Thin Films for Emerging Devices I	Materials Growth & Characterization : Emerging new electrical	Device Physics and Characterization 2: Memory devices		Metrology and Inspection II	Materials and Processing Technologies	Two- Dimensional Materials beyond Graphene	Architecture- Level Design Techniques	Unconventional approaches in memory research	GaN Power Device	
10:00-10:10	휴식 (& 커피, 다라)											
	[WA2-A]	[WB2-D]	[WC2-C]	[WD2-G]		[WF2-O]	[WG2-F]	[WH2-J]	[WI2-B]	[WJ2-P]	[WK2-E]	전시
10:10-11:40	A3: Novel interconnect and packaging technologies for emerging	Thin Films for Emerging Devices II	Materials Growth & Characterization : III-Nitrides and Si	Device Modeling and Simulation 2 : Ab-initio and theoretical study		VLSI System Design and Applications	Si and Group-IV Photonics	Two- Dimensional Materials / Spintronics	Patterning	Device for Energy (Solar Cell, Power Device, Battery, etc.)	III-V Device	
11:40-13:00					포스터 세션2 [WP1]							
13:00-		정성 [포레스트볼륨 / 4층]										

## The 23<sup>rd</sup> Korean Conference on Semiconductors (KCS 2016)

## 제23회 한국반도체학술대회

2016년 2월 22일(월)-24일(수), 강원도 하이원리조트

L Analog Design 분과

Room A 태백 I (5층)

2016년 2월 23일(화) 10:40-12:40 [TA2-L] Analog Design II 좌장: 박재진(삼성전자)

TA2-L-1	10:40-10:55	A 1.2 V CMOS-based Temperature Sensor in the Subthreshold Operation Woosul Shin, Jun-Seok Na, Bong-Choon Kwak, Seong-Kwan Hong, and Oh-Kyong Kwon Department of Electronic Engineering, Hanyang University
TA2-L-2	10:55-11:10	SIDO DC-DC 컨버터의 부하 범위 확장을 위한 cross regulation 감쇠 방법 정현수, 홍요한, 팜응옥손, 백광현 중앙대학교 전자전기공학과
TA2-L-3	11:10-11:25	Fast-transient Output-capacitorless LDO Regulator for SoC Applications Eun-Taek Sung, Jeong-Yun Lee, Keum-Won Ha, Ye-Seul Baek, and Donghyun Baek School of Electrical Engineering, Chung-Ang University
TA2-L-5	11:40-11:55	Design of a Transceiver Transmitting Power, Clock, and Data over a Single Optical Fiber for Future Automotive Network System Woorham Bae and Deog-Kyoon Jeong Department of Electrical and Computer Engineering, Seoul National University
TA2-L-6	11:55-12:10	A 3/6/12-Gb/s Multi-Rate Clock and Data Recovery Circuit with a Multi-Mode Rotational Bang-Bang Phase Detector Ki-Hyun Pyun, Dae-Hyun Kwon, and Woo-Young Choi Department of Electrical and Electronic Engineering, Yonsei University

## A 3/6/12-Gb/s Multi-Rate Clock and Data Recovery Circuit with a Multi-Mode Rotational Bang-Bang Phase Detector

Ki-Hyun Pyun, Dae-Hyun Kwon, and Woo-Young Choi

Department of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, Korea

E-mail: pyunki@yonsei.ac.kr

For many serial data communication applications such as display interface, multi-rate operation is required. For this, clock and data recovery (CDR) circuits have to operate for several different data rates. Implementing CDRs with wide tuning-rage VCOs is the most straight-forward approach, but it is very challenging to design a wide tuning-range VCO with constant VCO gain, which is required for CDR stability, over the required entire frequency band. We propose a new multi-rate CDR architecture based on a multi-mode rotational bang bang phase detector(MRBBPD), which can operate at 3, 6 and 12-Gbps. Fig. 1 shows the schematic of our CDR. The MRBBPD supports full-rate, half-rate, and quarter-rate phase detection operations enabling the multi-rate operation of the CDR without a wide tuning-range VCO. The MRBBPD is composed of eight DFFs, three rotational muxes, and two XOR gates and requires 8-phase clock signals from VCO. The rotational muxes produce different output signals depending whether it is in the full-rate, half-rate, or quarter-rate mode as shown in the timing diagram given in Fig. 1(b). Fig. 1(c) shows the 65-nm CMOS post-layout simulated eye-diagrams of the recovered data for 2<sup>7</sup>-1 PRBS input data at three different data rates of 3Gb/s, 6Gb/s and 12Gb/s. Data recover is successfully done. Compared to conventional quarter-rate CDR, our CDR has less six XORs and three charge-pumps, which results in significant reduction of power consumption and area occupation.




Fig. 1. (a) Block diagram of MRBBPD (b) Timing diagram of Full/Half/Quarter-rate operation (c) Eye diagram of 3Gb/s (d) Eye diagram of 6Gb/s (e) Eye diagram of 12Gb/s