

# Gbps clock and data recovery circuit

▪

# Gbps clock and data recovery circuit

2001 6

.

---

---

---

	.....	
	.....	
	.....	
1 .	.....	1
2 . /	.....	3
2-1 .	.....	3
2-2 .	.....	6
2-3 .	.....	10
2-4 .	.....	18
3 .	.....	23
4 . /		.28
4-1 .	.....	28
4-2 .	.....	33
4-3 .	.....	40

4-4 .	.....	42
5 .	.....	44
6 .	.....	56
	.....	58
ABSTRACT	.....	60

2-1.	/	.....	5
2-2.		.....	5
2-3.		.....	9
2-4.	R-S	.....	13
2-5.	XOR	.....	14
2-6.	/	.....	15
2-7.	/	.....	16
2-8.	/	.....	17
2-9.	/	.....	21
2-10.		.....	21
2-11.	Dead Zone	.....	22
2-12.	Lag-Lead	.....	22
3-1.		.....	26
3-2.		.....	26
3-3.		.....	27
4-1.	RC	.....	30
4-2.		.....	30
4-3.			31
4-4.	VCO	.....	31
4-5.		.....	35
4-6.		.....	35

4-7. XOR	.....	36
4-8. AND	.....	36
4-9.	.....	37
4-10.	.....	41
4-11. Dynamic D-type flip-flop	.....	43
4-12. Dynamic D-type flip-flop	8 .....	43
5-1. /	.....	47
5-2. PLL VCO	.....	48
5-3. VCO	.....	49
5-4.	.....	50
5-5.	.....	51
5-6.	.....	51
5-7. VCO - 1	.....	52
5-8. VCO - 2	.....	53
5-9. / -	.....	55

4-1	.....	32
5-1	/ .....	54



# Gbps clock and data recovery circuit

GHz

NRZ

NRZ 가

high frequency jitter

. , 가

delay cell

PD

가

dead zone

,

locking time

.

Gbps

CMOS 0.25 $\mu$ m

data

clock phase error

post-layout simulation

.

hybrid

.

GHz

PD

MUX,

fully differential logic 1.4  
Gbps 1.7 Gbps . ,  
Gigabit Ethernet Protocol high speed  
switch data transceiver

---

: , CMOS 0.25 $\mu$ m,  
,

1 .

가 . , , 가 , , , 가 . . . . . , GHz (phase-locked loop; PLL) Gbps / (clock and data recovery circuits) 가 [1-11]. PLL (frequency synthesizer) / PLL / (phase/ frequency detector; PFD), (charge-pump), (loop filter), (voltage-controlled oscillator; VCO) (frequency divider) VCO [9]. Gbps Gigabit Ethernet Protocol(802.3z) 1.25Gbps Physical Layer 8B/ 10B coding NRZ data , PMA(Physical

Medium Attachment)Layer TBI(Ten Bit Interface) block 125MHz

1.25GHz

[11].

PLL

GHz

NRZ

0 1

0.25um CMOS

CADENCE

HSPICE

post-layout

/

2

/

3

4

/

5

6

2 . /

/ 2-1

PLL

decision .

ISI(Inter Symbol Interference)

retiming / reshaping

가

2-1 .

open loop

closed loop

narrow band systems

broad band systems

. Open

loop

가

가

jitter

, closed loop

가

jitter

가

hybrid

[12].

가

PLL

closed loop

one-chip 가 가

jitter


가

PLL 2-2 (voltage controlled oscillator; VCO), (phase frequency detector; PFD), (frequency divider), (charge pump) (loop filter) VCO


[9].

VCO

PLL 가



2-1 /



2-2

## 2-2 .

가 가 (ring) 가  
가 VCO [13].  
2-3  
(chain) . 2-3(a)  
, 2-3(b)  
.  
가 가 , ,  
, 2-3(a)  
가 .  
가 ,  
가  
(inverting) (delay) [14-15].

, 1 가  
0 ,  
1 .




$T_d$  가  $N(N)$  ,  
 가 가  
 $NT_d$ 가 ,  
 가  $T_d$   
 $N$   $2NT_d$ 가 .  
 .  
 1 0 가 0 1  
 . ,  
 $N(N)$   $NT_d$   
 가 . ,  $N$   
 가  $2NT_d$ 가 .  
 $N$   
 가 .  
 , 가  
 $N$  가  
 180. 가 . ,  $N$   
 , 0 .  
 가 .  
 $V_c$  [9].

$$W_{vco} = W_o + K_{vco} V_c \quad (3-1)$$


(3-1)  $W_o$  가 ,  
 $K_{vco}$  (rad/ s/ V) 1V 가  
 sinusoidal  
 (3-2) .

$$y(t) = A \cos( W_o t + K_{vco} \int_{-\infty}^t V_c dt ) \quad (3-2)$$

· , 가  
 가 가  
 jitter



(a)




(b)

2-3

(a)

(b)

2-3 .



[9].

( - , )

. Sinusoidal

2-4

Vin

R-S

가

Q

"1"

Vdiv

"0"

Vout

duty cycle

2-5 XOR

가 - / 2 / 2

가

Vout

2-4

2-5

, 가

가 . 2-6

/ Vin

가 Vdiv / "0"

UP DN "1"

Vdiv 가 DN "0" UP

"1" , , 가 /

2-6 Vin Vdiv

가 DN

가 UP "1"

가 UP

DN "0" / UP

DN "1" 가

duty cycle

가 . 2-7 /

, (UP, DN) = (0, 0); (UP, DN) = (0, 1);

(UP, DN) = (1, 0) 가 가

, Vin 가 Vdiv

, Vdiv 가 Vin 가

가

. 0 ~ 2

. / 가 2-8(a)

[9-10,16]. D-F/ F(Flip-Flop)

가 Vin Vdiv 가 D "1"

가 Vin Vdiv가 "1" "0"

. , Vin "1"

가 D-F/ F UP Vdiv 가 DN

"1" . , UP DN 가 "1"


AND "1"

UP DN "0"


UP 가 가

. 0


2 가 가



(a)



(b)



(c)


2-4

R-S


(a) R-S

(b) R-S


(c) R-S



(a)



(b)



(c)


2-5 XOR

(a) XOR


(b) XOR

(c) XOR






(a)



(b)




(c)

2-6 /


(a) /

(b) /


(c) /



2-7 /



(a)



(b)

2-8 /

(a) /

(b) /

## 2-4 .

가 .  
가

[9,17-18].

가 가 가  
가 .  
/

2-9

/ ,  
Vin 가 Vdiv /  
UP "1"  
S1 I1 가  
, DN "0" S2  
I2 . 2-10 UP

DC

가  
가  
(static phase error) 0 , 가  
[19].

, / 가  
 Dead Zone [9-10]. ,  
 가 가 2-11  
 0 가 FET  
 UP 가  
 "1" "0"  
 UP DN 가 가 .  
 / UP DN  
 . , S1 S2가  
 FET  
 가 .  
 "0"  
 UP DN 가 "1"  
 Dead Zone . .  
 UP DN 가 "1" S1 S2 가  
 . ,  
 A B가 가 I1 I2 가  
 . 가  
 .  
 Vdiv 가  
 [9].  
 PLL 2-12 Lag-Lead

가 . 1

2 PLL

VCO

VCO


가

가


가

가 [9-10].


(ripple)




2-9 /



2-10



2-11 Dead Zone



2-12 lag-Lead



### 3 .

, VCO 가 가  
NRZ "0" "1" 가  
NRZ 가  
DN 가  
UP/ DOWN 가 high-frequency jitter [9].  
/ NRZ

NRZ  
UP/ DOWN 가  
가 VCO  
high-frequency jitter .

가 [20]. ,

가  
가  
가  
가


3-1

data-A, data-B, data-C .

UP/ DOWN

$$\mathbf{UP} = (\mathbf{A} \oplus \mathbf{C}) \cdot \mathbf{clock} \quad (4-1)$$

$$\mathbf{DOWN} = \mathbf{A} \oplus \mathbf{B} \quad (4-2)$$






NRZ


가

가

4



3-1



(a)

(b)

(c)


3-2

(a)


(b)

가

(c)



(a)



(b)

3-3

(a)

(b)

# 4 . /

## 4-1 .

2-3(b) 4 differential

inverter .

가

. , /

Gbps

GHz

가

/

가

,

limiter .

RC

4-1 .

FET .

FET

C

(time constant) RC

. RC

[9].

FET

가

가

가


.

가



.

(pull-down)

4-2 .  
 PMOS 3가 latch  
 limiter 가  
 . , PMOS 가 GHz  
 RC  
 가 .  
 4-3  
 . 가 SPICE  
 4-1 . 0.8V - 2.0V  
 1.4GHz - 1.96GHz ,  
 1.77V - 2.17V . 4-3 0.8V, 1.2V,  
 1.6V .  
 ,  
 1.4GHz 1.7GHz 2V  
 . 4-4 VCO  
 VCO 400MHz/ V .




4-1 RC




4-2





4-3



4-4 VCO

4-1

<b>(V)</b>	<b>(nsec)</b>	<b>(GHz)</b>	<b>(V)</b>
<b>0.8</b>	<b>0.51</b>	<b>1.96</b>	<b>1.77</b>
<b>1.0</b>	<b>0.556</b>	<b>1.80</b>	<b>1.91</b>
<b>1.2</b>	<b>0.6</b>	<b>1.67</b>	<b>2.02</b>
<b>1.4</b>	<b>0.644</b>	<b>1.55</b>	<b>2.1</b>
<b>1.6</b>	<b>0.678</b>	<b>1.47</b>	<b>2.14</b>
<b>1.8</b>	<b>0.704</b>	<b>1.42</b>	<b>2.16</b>
<b>2.0</b>	<b>0.712</b>	<b>1.40</b>	<b>2.17</b>

## 4-2 .

가 . ,

4-5 가 7 gate

가 dead zone 가 .

$V_{in}$   $V_{div}$  UP, DN

differential

single differential buffer

UP, DN

4-6

8nsec

$V_{div}$   $V_{in}$

UP 가 UP DN "1"

가 "0"

7 gate-delay

0.42nsec 가 .

/

GHz

가

UP, DN 4-7 XOR 4-8

AND 가 . XOR AND fully differential logic

가

symmetric . 4-9 XOR,

AND

UP, DN .

UP, DN 가 "1"

, ,

, 가 가

가 UP, DN 가

. 가 가

UP, DN 가


,

dead zone 가



. , UP, DN

/ (0.42nsec)


( 0.25nsec) 가




4-5




4-6



4-7 XOR



4-8 AND



(a)


4-9

( )

(a)

(b) 가

(c)



(b)

4-9


( )

(a)

(b) 가

(c)





(c)

4-9

(a)

(b) 가

(c)

### 4-3 .

PLL (static phase error) [10].

PLL

PMOS current mirror UP/ DOWN NMOS switch

[21]. 가 pumping current

가 ,


4-10

feedback [21].

(damping factor)가

0.707 [9]. 2-12 lag-lead


가 20pF 447 .




4-10

## 4-4 .

4-11 Dynamic D-type flip-flop [21-22] 3  
8 . D-type flip-flop  
가 1.8GHz  
4-12  
flip-flop 2.5GHz  
2GHz  
4-12 Dynamic D-type flip-flop 8  
. flip-flop  
2.5GHz 8 830MHz



4-11 Dynamic D-type flip-flop



4-12 Dynamic D-type flip-flop

8

# 5 .

5-1

/

feedback

가

hybrid

가

A

GHz

8

PLL

가

B

가

MUX(multiplexer)

/

NRZ

가

“0”

“1”

“0” “1”

가

2

[9,13].

가 가


harmonic locking

hybrid


가

harmonic locking


/  
 .  
 , 가  
 가 가 가 ,  
 가 5-2  
 8 가 PLL A  
 VCO  
 . 5-2  $f_{ref} = 200\text{MHz}$   $f_{vco} = 1.6\text{ GHz}$  .  
 5-2 0.8  $\mu\text{sec}$   
 . 5-3 Gbps  
 가 B . data가  
 1.65Gbps, 1.55Gbps, 1.45Gbps VCO  
 harmonic locking 가  
 10% 가  
 locking time  
 locking time (b) 0.3  $\mu\text{s}$  locking  
 . ,  
 . 5-4 1.55Gbps data PD  
 delay control voltage 가  
 가








5-1 /




5-2 PLL VCO

(  $f_{ref} = 200\text{MHz}$   $f_{vco} = 1.6\text{ GHz}$  )



(a)




(b)

5-3

VCO

( )

- (a) data가 1.65Gbps
- (b) data가 1.55Gbps
- (c) data가 1.45Gbps




(c)


5-3

VCO


- (a) data가 1.65Gbps
- (b) data가 1.55Gbps
- (c) data가 1.45Gbps




5-4



5-5



5-6



5-7 VCO


- 1

(a)


(b) PRBS

(c)


PFD



(a)



(b)



(c)

5-8 VCO

- 2

(a)


(b) PRBS

(c)

PFD

	AA2533C07 (CMOS 0.25 $\mu\text{m}$ )
	1.4 Gbps - 1.7 Gbps
	1.4 GHz - 1.7 GHz
	52 MHz
	3.3V / 2.5V / 0.0V
	57.4 mW (core)
	500 $\mu\text{m}$ $\times$ 700 $\mu\text{m}$ (core)





5-9 / -

# 6 .

GHz

/

NRZ

,

가

가

/

NRZ

가

3

XOR

AND

data

transition

detect

가

, "0"

"1"

가

high frequency jitter

. , 가

delay cell

PD

가

dead zone

,

locking time

1Gbps

CMOS 0.25 $\mu$ m

data

clock phase error post-layout simulation .  
 hybrid .  
 , 5 .  
 GHz PD MUX,  
 fully differential logic .  
 400MHz/ V ,  
 500 μ A , 2 3 PLL  
 . 1.4 Gbps 1.7 Gbps  
 ,  
 150 - 250 , 57.4mW  
 . , Gigabit Ethernet Protocol  
 high speed switch data transceiver .  
 XOR, AND  
 2Gbps ,  
 "0", "1" burst mode  
 packet  
 가 .

- [1] A. Pottbacker and U. Langmann, "An 8GHz silicon bipolar clock-recovery and data-regenerator IC," ISSCC'95 Dig. Tech. Paper, pp. 116-117, 1995.
- [2] B. Razavi, "A 2-GHz 1.6-mW Phase-Locked Loop, IEEE Journal of Solid-State Circuits," vol. 32, no. 5, pp. 730-735, 1997.
- [3] S. Miyazawa, R. Horita, K. Hase, K. Kato, and S. Kojima, "A BiCMOS PLL-Based Data Separator Circuit with High Stability and Accuracy," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 116-121, 1991.
- [4] B. Lai and R.C. Walker, "A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit," ISSCC'91 Dig. Tech. Paper, pp. 144-145, 1991.
- [5] M. Banu and A. Dunlop, "A 660Mb/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission," ISSCC'93, Dig. Tech. Paper, pp. 102-103, 1993.
- [6] M. Soyuer, "A Monolithic 2.3Gb/s 100mW Clock and Data Recovery Circuit in Silicon Bipolar Technology," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1310-1313, 1993.
- [7] S.K. Enam and A.A. Abidi, "NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receivers," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1763-1774, 1992.
- [8] F.M. Gardner, "Charge-pump phase-locked loop," IEEE Trans. Comm., vol. 28, pp. 1849-1858, 1980.
- [9] B. Razavi, *Monolithic Phase-Locked Loops and Clock Recovery Circuits - Theory and Design*, IEEE Press, 1996.
- [10] R.E. Best, *Phase-Locked Loop : Theory, Design, and Applications*, McGraw-Hill, 1984.
- [11] IEEE Std. 802.3, 1998 Edition.

- [12] S. Gogaert and M. Steyaert, "A skew tolerant CMOS level-based ATM data-recovery system without PLL topology," CICC'97 Dig. Tech. Paper, pp. 453-456, 1997.
- [13] David A. Johns and Ken Martin, *Analog Integrated Circuit Design*, wiley, 1997.
- [14] R.C. Walker, "Fully Integrated High-Speed Voltage Controlled Ring Oscillator," U.S. Patent, 4884041, 1989.
- [15] , " , " , 1996.8.
- [16] V. G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1715-1722, 1996.
- [17] M. V. Paemel, "Analysis of a Charge-Pump PLL : A New Model," IEEE Trans. on Comm., vol. 42, no. 7, pp. 2490-2498, 1994.
- [18] J. I. Brown, "A Digital Phase and Frequency-sensitive Detector," Proc. IEEE, vol. 59, p.717, 1971.
- [19] R. S. Co and J. H. Mulligan, "Optimization of Phase-Locked Loop Performance in Data Recovery Systems," IEEE J. Solid-State circuits, vol. 29, no. 9, pp. 1022-1034, 1994.
- [20] Bang-Sup Song and David C. Soo, "NRZ Timing Recovery Technique for Band-Limited Channels," IEEE J. Solid-State Circuits, vol. 32, no. 4, pp. 514-520, 1997.
- [21] John P. Uyemura, *Circuit Design for CMOS VLSI*, Kluwer Academic Publishers, 1993.
- [22] Michel Combes "A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958-965, 1996.

## **ABSTRACT**

# **Research of Gbps Data and Clock Recovery Circuit**

Jae-Uk Lee

Dept. of Electrical and

Electronic Engineering

Graduate School

Yonsei University

In this thesis, a new clock and data recovery circuit is proposed for the applications of data communication system requiring GHz-range clock signal.

The circuit is suitable for recovering NRZ data which is widely used to high frequency data transmission in GHz ranges. The high frequency jitter is one of major noise factors in PLL, particularly when NRZ data patterns are used. A novel phase detector in the proposed circuit is able to suppress this noise, therefore stable clock generation is easily achieved. Furthermore, this phase detector has an adaptive delay cell removing the dead zone problem and having the fittest characteristic, thus the circuit can obtain fast locking mode.

The proposed circuits are designed based on CMOS 0.25 $\mu\text{m}$  fabrication process and verified by HSPICE post-layout simulation.

This circuits assume the form of hybrid loops which are selected by control signal. Due to this configuration, the clock generation can be stabilized even if the data transmission is interrupted.

---

Keywords : PLL, clock and data rec overy circuit, phase detector,  
CMOS 0.25 $\mu\text{m}$  fabrication process