### SECOND ANNOUNCEMENT AND CALL FOR PAPERS 2023 SYMPOSIUM ON VLSI TECHNOLOGY AND CIRCUITS ~ Rebooting Technology and Circuits for a Sustainable Future ~

Rihga Royal Hotel Kyoto, Japan Sunday–Friday, June 11–16, 2023

June 11 Workshops June 12 Short Courses June 13–15 Technical Sessions June 16 Forum

## Paper Submission Deadline: 23:59 JST Wednesday, February 1, 2023 Details: www.vlsisymposium.org

### Symposium Scope

The Symposium calls for papers in the following areas:

- Advanced CMOS and interconnect technologies
- Advanced packaging, 2.5D and 3D integration
- Advanced process and material for scaling and new devices
- Beyond CMOS, such as spin logic, optical and quantum computing
- · Biomedical devices, circuits, and systems
- Data converters
- Device physics, characterization, reliability, and modelling
- Devices and accelerators for machine learning
- Digital circuits, hardware security, signal integrity, IOs
- DTCO and design enablement
- Frequency generation and clocking circuits
- Innovative Systems using FPGAs and COTS components
- Memory technologies, devices, circuits, and architectures
- Power, analog and mixed-signal devices, and circuits
- Processors and SoCs
- Sensors, imagers, IoT, MEMS, display circuits
- Wireless and RF devices circuits and systems
- Wireline and optical transceivers, optical interconnects and processors

# **Paper Submission**

Prospective authors must submit two-page paper abstracts to the Symposium website <u>www.vlsisymposium.org</u>. Accepted papers will be published *as-submitted* with **no revisions permitted**. Authors must follow detailed instructions provided in the "Authors" section of the website, including the Authors' Guide and Pre-publication Policy. **Extended versions of outstanding papers will be invited for publication in the IEEE Transaction on Electron Devices, IEEE Journal of Solid-State Circuits, and IEEE Solid-State Circuits Letters.** 

### **Focus Sessions**

In addition to the solicited topics, the Symposium will offer Focus Sessions on special areas of Technology and Circuits of joint interest, such as:

- AR/VR/MR/Metaverse and its integration
- Automotive and Aerospace applications
- BEOL Interconnects and BPD/BSPDN
- Novel 3D memory devices to continue scaling DRAM, Flash, and other NVM
- New Computing
- 3D Packaging Technologies and System Integration (Thermal management)

### **Highlights**

The 6-day Symposium will offer the following events in addition to the technical sessions:

- Plenary Sessions
- Demo Session for outstanding papers
- Full-Day Short Courses on key VLSI topics
- Evening Panels
- Full-Day Forum
- Workshops

### **Best Student Paper Award**

Selection will be based on quality of the paper and presentation at the Symposium. The winning student will be presented with a certificate and monetary award at the 2024 VLSI Symposium opening session. At time of submission, the student must be enrolled as a full-time student, be the leading author and presenter of the paper, and indicate consideration for the award.

### Contacts

(Asia and Japan) JTB Communication Design vlsisymp@jtbcom.co.jp

(North America and Europe) Canfield Event Management vlsi@vlsisymposium.org, +1-972-521-9902







Symposium Chairs: Katsura Miyashita, Toshiba Electronic Devices & Storage Co. Yusuke Oike, Sony Semiconductor Solutions

Symposium Co-Chairs: Gosia Jurczak, LAM Research Borivoje Nikolić, University of California, Berkeley Program Chairs: Takaaki Tsunomura, Tokyo Electron Limited Mototsugu Hamada, The University of Tokyo

*Program Co-Chairs:* Vijay Narayanan, IBM Ron Kapusta, Analog Devices, Inc. Stay updated & informed by joining the LinkedIn Group VLSI Technology & Circuits



#### C18-2 - 8:55

A 24-OSR to Simplify Anti-Aliasing Filter 2MHz-BW 83dB-DR 3rd-Order DT-DSM Using FIA-Based Integrator and Noise-Shaping SAR Combined Digital Noise-Coupling Quantizer, M. Fukazawa and T. Matsui, Renesas Electronics Corp., Japan

This paper proposes a dynamic circuits-based discrete-time (DT) delta-sigma modulator (DSM) with 2MHz bandwidth (BW) at an oversampling ratio of 24 to simplify anti-alias filter, flexible operating frequency, and power scalability. The proposed DSM consists of floating inverter amplifier based integrators and an asynchronous SAR quantizer that combines passive noise shaping and digital noise coupling to enhance total noise shaping effect equal to the 3rd-order DSM. This DT-DSM achieves 83.1dB dynamic range while consuming 1.04mW, resulting in 175.9dB DR-based Schreier FoM.

#### C18-3 - 9:20

A 2.5mW 12MHz-BW 69dB SNDR Passive Bandpass ΔΣ ADC with Highpass Noise-Shaping SAR Quantizers, S. Oh\*, S. Park\*, Y. Jung\*, K. Jimin\*, C. Donghee\*, S. Ha\*\* and J. Minkyu\*, \*KAIST, Korea and \*\*New York Univ. Abu Dhabi, United Arab Emirates

A 4th-order passive bandpass  $\Delta\Sigma$  modulator (BPDSM) using a 2-path transformation structure is presented. The proposed BPDSM replaces a power-hungry resonator with a z-to-z<sup>2</sup>-transformed passive loop filter. The prototype bandpass  $\Delta\Sigma$  ADC provides a wide intermediate frequency (IF) range of 1.25MHz to 60MHz. The measured SNDR is 69dB with a power consumption of 2.5mW at 12MHz bandwidth when its highest sampling rate is 240MS/s.

#### C18-4 - 9:45

A 187dB FoMS 46fJ/Conv. 2<sup>nd</sup>-order Highpass ΔΣ Capacitance-to-Digital Converter, Y. Jung\*, S. Oh\*, J. Koo\*, S. Park\*, J.-H. Suh\*, D. Cho\*\*, S. Ha\*\*\* and M. Je\*, \*KAIST, \*\*Samsung Electronics Co., Ltd., Korea and \*\*\*New York Univ. Abu Dhabi, United Arab Emirates

The proposed capacitance-to-digital converter (CDC) achieves 187dB FoM<sub>s</sub>, which is >2x improvement over the state-of-theart, with FoM<sub>w</sub> of 46fJ/Conv.-Step. We employ a highpass  $\Delta\Sigma$  modulator in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).

#### Technology / Circuits Joint Focus Session 3

#### AR/VR/MR Metaverse 2 [Shunju III]

Thursday, June 15, 8:30-9:45

Chairpersons: R. Kuroda, Tohoku Univ. B. Rae, STMicroelectronics N.V.

#### JFS3-1 - 8:30 (Invited)

**216 fps 672 × 512 pixel 3 µm Indirect Time-of-Flight Image Sensor with 1-Frame Depth Acquisition for Motion Artifact Suppression,** C. Okada\*, S. Yokogawa\*, Y. Yorikado\*, K. Honda\*, N. Okuno\*, R. Ikeno\*, M. Yamakoshi\*, H. Ito\*, S. Yoshitsune\*\*, M. Desaki\*\*, S. Hida\*\*, A. Nose\*, H. Wakabayashi\* and F. Koga\*, \*Sony, Japan

A 216 fps,  $672 \times 512$  pixel, 3 µm indirect time-of-flight image sensor with 1-frame depth acquisition for motion artifact suppression was developed for versatile applications. To suppress motion artifacts, we employed a floating diffusion sharing circuit, vertical gate technology for the transfer gate, and IQ mosaic pixel coding with demosaic processing. Consequently, a motion artifact-free depth map was obtained, with a 3.5 times faster frame rate, 50% lower power, and 71% lower readout noise compared to a conventional 4-frame sensor.

#### JFS3-2 - 8:55

A 3.96µm, 124dB Dynamic Range, 6.2mW Stacked Digital Pixel Sensor with Monochrome and Near-Infrared Dual-Channel Global Shutter Capture, S. Chen\*, C. Liu\*, L. Bainbridge\*, Q. Chao\*, R. Chilukuri\*, W. Gao\*, A. P. Hammond\*, T.-H. Tsai\*, K. Miyauchi\*\*, I. Takayanagi\*\*, M. Nagamatsu\*\*, H. Abe\*\*, K. Mori\*\*, M. Uno\*\*, T. Isozaki\*\*, R. Ikeno\*\*, H.-L. Chen\*\*\*, C.-H. Lin\*\*\*, W.-C. Fu\*\*\* and S.-G. Wuu\*\*\*, \*Meta, USA, \*\*\*Brillnics Japan Inc., Japan and \*\*\*\*Brillnics Inc., Taiwan

Keywords: indirect time of flight, single frame, motion artifact suppression

#### JFS3-3 - 9:20

Doping-Optimized Back-Illuminated Single-Photon Avalanche Diode in Stacked 40 nm CIS Technology Achieving 60% PDP at 905 nm, E. Park\*.\*\*, W.-Y. Ha\*\*\*\*, D. Eom\*.\*\*, D.-H. Ahn\*, H. An\*\*\*\*, S. Yi\*\*\*, K.-D. Kim\*\*\*, J. Kim\*\*\*, W.-Y. Choi\*\* and M.-J. Lee\*, \*Korea Institute of Science and Technology (KIST), \*\*Yonsei Univ., \*\*\*SK hynix Inc., Korea and \*\*\*\*École Polytechnique Fédérale de Lausanne (EPFL), Switzerland

We report on back-illuminated single-photon avalanche diodes (SPADs) based on 40 nm CIS technology. The SPAD performance is optimized with doping engineering, enabling the extension of the effective active area resulting in much higher efficiency. It achieves a dark count rate (DCR) of 15 cps/ $\mu$ m<sup>2</sup>, timing jitter of 97 ps, and excellent photon detection probability (PDP) in near-infrared (NIR) wavelength of about 60% at 905 nm and 44% at 940 nm at the excess bias voltage ( $V_E$ ) of 2.5 V.

### **Doping-Optimized Back-illuminated Single-Photon Avalanche Diode in Stacked** 40 nm CIS Technology Achieving 60% PDP at 905 nm

Eunsung Park<sup>1,2</sup>, Won-Yong Ha<sup>4</sup>, Doyoon Eom<sup>1,2</sup>, Dae-Hwan Ahn<sup>1</sup>, Hyuk An<sup>3</sup>, Suhyun Yi<sup>3</sup>,

Kyung-Do Kim<sup>3</sup>, Jongchae Kim<sup>3</sup>, Woo-Young Choi<sup>2,\*</sup>, and Myung-Jae Lee<sup>1,\*</sup>

<sup>1</sup>Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology, South Korea, email: mj.lee@kist.re.kr,

<sup>2</sup>Department of Electrical and Electronic Engineering, Yonsei University, South Korea, <sup>3</sup>CIS Division, SK hynix, South Korea,

<sup>4</sup>Institute of Electrical and Micro Engineering, École Polytechnique Fédérale de Lausanne, Rue de la Maladière 71B,

Neuchatel, NE 2000, Switzerland, \*These authors contributed equally to this work.

#### Abstract

diodes (SPADs) based on 40 nm CIS technology. The SPAD compare their detection efficiencies. It is clearly shown that the performance is optimized with doping engineering, enabling the PDP has been improved more than by a factor of two. In order to extension of the effective active area resulting in much higher investigate further the effective active area, a measurement with efficiency. It achieves a dark count rate (DCR) of 15 cps/µm<sup>2</sup>, a laser scanning microscope was performed, and the results are timing jitter of 97 ps, and excellent photon detection probability shown in Fig. 5. The results show that the active region is formed (PDP) in near-infrared (NIR) wavelength of about 60% at 905 not only at the junction but also in the GR with the full width at nm and 44% at 940 nm at the excess bias voltage ( $V_E$ ) of 2.5 V. half maximum (FWHM) contour of about 8  $\mu$ m. The current-

#### Introduction

applications such as LiDAR, AR/VR/MR/XR, night vision, bio voltage,  $V_B$ , is about 21.2 V. The temperature dependence of  $V_B$ imaging, etc. Especially for the major emerging applications was investigated from 0 to 60 °C, and the results are shown in like LiDAR, the key requirements are the high detection Fig. 7. The output waveforms in terms of voltage and current efficiency at the near-infrared (NIR) wavelength range. In this pulses are shown in Fig. 8. The DCR characteristics were paper, we present back-illuminated SPADs fabricated in 40 nm measured at room temperature as a function of  $V_E$ , and the results CIS technology, which is the most advanced CIS technology are shown in Fig. 9. The SPAD exhibits a low DCR of about 15 that has been used for SPAD implementation up to date.  $cps/\mu m^2$  at  $V_E = 2.5$  V. The DCR was also characterized at Furthermore, we have optimized SPAD performance, especially different temperatures, from 0 to 60 °C, and the device shows the fill factor and the efficiency, with doping engineering.

#### **Device Structure and Simulation Result**

image of the back-illuminated SPAD. With the backside shows the PDP characteristics of the back-illuminated SPAD as thinning/etching process, the thickness of the Si epi can be a function of the wavelength for the three different  $V_E$ . The SPAD controlled, and about 4 µm thick Si epi remains after the process. achieves high PDP, about 60% and 44% at 905 and 940 nm, The SPAD is based on a shallow n-type region on a p-type respectively, at  $V_E = 2.5$  V, thanks to the effective SPAD region forming a 5 µm diameter main PN junction with a 2 µm structure with a metal reflector and anti-reflection coating as well guard-ring (GR) structure surrounding the edge of the junction as doping optimization. Fig. 13 shows the measured timing jitter to prevent edge breakdown. Through the p-type doping of the SPAD using the time-correlated single-photon counting optimization over the GR and anode, the PDP can be greatly (TCSPC) technique with a 940 nm picosecond pulsed laser. The improved over the wide wavelength range. Fig. 2 shows the FWHM is about 97 ps at  $V_E = 2.5$  V. Figs. 14 and 15 show the TCAD simulation results of the SPADs in terms of the E-field comparison of PDP performance with the latest back-illuminated profile without and with doping optimization, respectively. The SPADs reported so far [1]-[4]. Finally, Table I compares and SPAD with doping optimization achieves a wider avalanche summarizes the state-of-the-art SPADs reported to date. multiplication region over the whole GR area without suffering any edge breakdown compared to the SPAD without doping optimization. In addition, as shown in Fig. 2, the carrier flow stacked 40 nm CIS technology. Thanks to the doping becomes better with the doping optimization, i.e., the most of optimization as well as proper device design and excellent carriers go through the planar junction where the highest E-field process quality, it can achieve about 60% PDP at 905 nm is formed, which is highly desirable to improve its PDP wavelength at  $V_E = 2.5$  V, which is the highest PDP reported so performance.

#### **Experimental Results and Discussion**

Fig. 3(a) shows the micrograph of the back-illuminated SPAD, and Figs. 3(b) and (c) are the light-emission-test (LET) results of This work was supported by the KIST Institution Program the SPADs without and with doping optimization, respectively, (Grant No. 2E32242), NRF of Korea (Grant No. at  $V_E = 2.5$  V. The areas emitting light in Figs. 3(b) and (c) 2021M3D1A2046731), and KEIT grant funded by MOTIE, indicate that each SPAD has a uniform E-field higher than the Korea (Grant No. 20008757). critical E-field of Si over the planar junction. As the two results show different light-emitting areas and intensities, we can clearly [1] T. Al Abbas et al., IEDM, 2016. [2] M.-J. Lee et al., IEDM, 2017. confirm that the effective active area is much wider and more [3] K. Morimoto et al., IEDM, 2021. [4] S. Shimada et al., IEDM, 2021.

avalanche processes occur in the doping-optimized SPAD. Fig. We report on back-illuminated single-photon avalanche 4 presents the PDP results of the two SPADs at NIR to directly voltage characteristics of the SPAD are shown in Fig. 6. The Single-photon sensors are highly demanded in various SPAD has very low dark currents of a few pAs and its breakdown acceptable DCR even at 60 °C at  $V_E = 2.5$  V as can be seen in Fig. 10. The activation energy,  $E_a$ , is about 0.837 eV at  $V_E = 2.5$ Fig. 1 shows a transmission electron microscopy (TEM) V, extracted from the Arrhenius plot shown in Fig. 11. Fig. 12

#### Conclusion

We present a high-efficient back-illuminated SPAD in far. We expect that this SPAD can play a key role in various applications, especially where high NIR efficiency is required.

#### Acknowledgment

#### References







doping optimization at  $V_E = 2$  V.



Fig. function of temperature.



Fig. 11. Arrhenius plots with extracted Fig. 12. NIR PDP values as a Fig. activation energies and coefficients for the curve fits at the three different excess bias when using a 940 nm picosecond SPADs. three different excess bias voltages. voltages.





Fig. 2. TCAD simulation results for the back-illuminated SPADs: E-field profiles at  $V_E = 2.5$  V.





1E+3



Fig. 3. (a) Micrograph of the backilluminated SPAD and lightemission-test results (b) without and (c) with doping optimization.



under the dark and illumination conditions at room temperature.

V<sub>E</sub> = 2.5 V

V<sub>E</sub> = 2.0 V



voltage variation of the SPAD as a the SPAD: voltage and current as a function of  $V_E$  at room function of temperature at the pulses at  $V_E = 2.5$  V.





temperature.







13. Timing pulsed laser.

jitter Fig. 14. PDP comparison with the the function of wavelength at the measurement results at  $V_E = 2.5$  V state-of-the-art back-illuminated

	-		1					
PDE @905 nm wavelength [%		Technology	Pixel pitch	$V_B$	$V_E$	DCR	PDP @905 nm	Timing jitter
	[1]	65 nm CIS	7.83 µm	12 V	3 V	$391.4 \ cps/\mu m^2$	9%	205 ps (@773 nm)
	[2]	45 nm CIS	19.5 µm	28.5 V	2.5 V	$55.4 \ cps/\mu m^2$	6.5%	107.7 ps (@637 nm)
	[3]	90 nm CIS	6.39 µm	30 V	2.5 V	$0.044 \ cps/\mu m^2$	28.7%*	100 ps (@940 nm)
	[4]	90 nm CIS	6 µm	22 V	3 V	$0.5 \ cps/\mu m^2$	31.9%*	137 ps (@ 940 nm)
	This work	40 nm CIS	11 µm	21.2 V	2.5 V	15 cps/µm <sup>2</sup>	60%	97 ps (@940 nm)

\*Photon detection efficiency (PDE) with microlens

Table I: The state-of-the-art SPAD performance comparison.

Fig. 15. Performance comparison of backilluminated SPADs: PDP at 905 nm vs.timing jitter.

DCR [cps]



1F4

[cps/µm<sup>2</sup>]

DCR

1E+2

1E+\*

# - Session: Joint Focus Session 3 - AR/VR/MR Metaverse 2



