

# OPTICAL 2019 INTERCONNECTS

[HOME](#)
[PAPER SUBMISSION](#)
[PROGRAM](#)
[REGISTRATION](#)
[SPONSOR / EXHIBIT](#)
[VENUE & TRAVEL](#)
[|](#) [Q](#)
[ABOUT](#)

## IEEE Optical Interconnects Conference (OI) 24 - 26 April 2019 • Santa Fe, New Mexico, USA

### IEEE EVENTHUB MOBILE APP

Enhance your 2019 IEEE Optical Interconnects Conference (OI) experience with our IEEE EventHub mobile app. Click below and see details on how to download the app to access the full conference program and more!

[CLICK HERE](#)


#### GENERAL CO-CHAIR

**Stephane Lessard**  
Ericsson, Sweden

### ONLINE PROCEEDINGS

Registered conference attendees can download the online proceedings for OI 2019 by clicking below and entering the password that was provided by email. This site will be active until 1 May 2019, so make sure you download your content prior to then. If you have questions regarding the online proceedings please contact Danielle Corrigan at [d.corrigan@ieee.org](mailto:d.corrigan@ieee.org).

[CLICK HERE](#)


#### GENERAL CO-CHAIR

**Chen Sun**  
Ayar Labs, USA



#### PROGRAM CO-CHAIR

**Katharine Schmidtke**  
Facebook, USA



#### PROGRAM CO-CHAIR

**Ashkan Seyedi**  
Hewlett Packard Enterprise, USA

# Optical Interconnects Conference 2019 Program-at-a-Glance

WEDNESDAY, 24 APRIL	THURSDAY, 25 APRIL	FRIDAY, 26 APRIL
<b>8:00 am-8:30 am</b> <b>Breakfast/Coffee Break – Canyon Ballroom</b>		
<b>8:30 am-9:00 am</b> <b>WA: Opening Remarks</b> <b>Session Chair: C. Sun</b>	<b>8:30 am-9:15 am</b> <b>ThA: Novel Developments/Experiments I</b> <b>Session Chair: L. Gantz</b>	<b>8:30 am-9:45 am</b> <b>FA: Topology Optimization Studies &amp; Simulations I</b> <b>Session Chair: R. McCormick</b>
<b>9:00 am-9:45 am</b> <b>WB: RF/High-Speed Testing I</b> <b>Session Chair: J. Bovington</b>	<b>9:15 am-9:45 am</b> <b>ThB: Novel Developments/Experiments II</b> <b>Session Chair: TBD</b>	
<b>9:45 am – 10:15 am</b> <b>Coffee Break/Exhibits – Canyon Ballroom</b>		
<b>10:15 am-12:00 pm</b> <b>WC: RF/High-Speed Testing II</b> <b>Session Chair: P. Sun</b>	<b>10:15 am-12:00 pm</b> <b>ThC: Novel Developments/Experiments III</b> <b>Session Chair: TBD</b>	<b>10:15 am-12:00 pm</b> <b>FB: Topology Optimization Studies &amp; Simulations II</b> <b>Session Chair: A. Seyedi</b>
<b>12:00 pm-1:30 pm</b> <b>Lunch Break (ON OWN)</b>		
<b>1:30 pm-3:00 pm</b> <b>WD: RF/High-Speed Testing III</b> <b>Session Chair: D. Kutcha</b>	<b>1:30 pm-3:00 pm</b> <b>ThD: Hyperscale DC Requirements</b> <b>Session Chair: J. Stewart</b>	<b>Registration- Canyon Ballroom Foyer</b> <b>Wednesday, 24 April- 7:30 am-6:00 pm</b> <b>Thursday, 25 April- 7:30 am-6:00 pm</b> <b>Friday, 26 April- 8:00 am-12:00 pm</b>
<b>3:00 pm-3:30 pm</b> <b>Coffee Break/Exhibits – Canyon Ballroom</b>		
<b>3:30 pm-5:30 pm</b> <b>WE: Workshop on 5G</b> <b>Session Chair: S. Lessard</b>	<b>3:30 pm-5:30 pm</b> <b>ThE: Workshop on Co-packaged Optics</b> <b>Session Chair: K. Schmidtke</b>	
<b>5:30 pm-6:30 pm</b> <b>Welcome Reception</b> <b>Canyon Ballroom</b>	<b>All sessions are in the Mesa Ballroom</b>	

04-24-2019

08:00 - 08:30 **Breakfast/Coffee Break** Canyon Ballroom

WA

08:30 - 09:00 **Opening Remarks** Mesa Ballroom

Moderation: C. Sun, CA/US

WB

09:00 - 09:45 **RF/High-Speed Testing I** Mesa Ballroom

Moderation: J. Bovington, CA/US

09:00 - 09:45 **WB1 - Advancements and Challenges for Electrical Interfaces from 56 Gbps to 112 Gbps and Beyond**

M.P. Li, CA/US

09:45 - 10:15 **Coffee Break/Exhibits** Canyon Ballroom

WC

10:15 - 12:00 **RF/High-Speed Testing II** Mesa Ballroom

Moderation: P. Sun, CA/US

10:15 - 10:45 **WC1 - ULTRA-HIGH-SPEED OPTICAL TRANSMITTERS USING DIGITAL-PREPROCESSED ANALOG-MULTIPLEXED DAC**

H. Yamazaki<sup>1</sup>, M. Nagatani<sup>1</sup>, H. Wakita<sup>1</sup>, Y. Ogiso<sup>1</sup>, S. Kanazawa<sup>1</sup>, M. Nakamura<sup>1</sup>, F. Hamaoka<sup>2</sup>, M. Ida<sup>1</sup>, T. Hashimoto<sup>1</sup>, H. Nosaka<sup>1</sup>, Y. Miyamoto<sup>1</sup>; <sup>1</sup>Atsugi, JP, <sup>2</sup>Yokosuka, JP

10:45 - 11:00 **WC2 - A 112 GB/S PAM4 CMOS OPTICAL RECEIVER WITH SUB-PJ/BIT ENERGY EFFICIENCY**

G. Balamurugan<sup>1</sup>, H. Li<sup>1</sup>, M. Sakib<sup>2</sup>, O. Dosunmu<sup>2</sup>, A. Liu<sup>2</sup>, H. Rong<sup>2</sup>, J. Jaussi<sup>1</sup>, B. Casper<sup>1</sup>; <sup>1</sup>Hillsboro, OR/US, <sup>2</sup>Santa Clara, CA/US

11:00 - 11:15 **WC3 - LOW-VOLTAGE 60GB/S NRZ AND 100GB/S PAM4 O-BAND SILICON RING MODULATOR**

Y. Ban<sup>1</sup>, J. Verbist<sup>2</sup>, M. Vanhoecke<sup>2</sup>, J. Bauwelinck<sup>2</sup>, P. Verheyen<sup>1</sup>, S. Lardenois<sup>1</sup>, M. Pantouvaki<sup>1</sup>, J. Van Campenhout<sup>1</sup>; <sup>1</sup>Heverlee, BE, <sup>2</sup>Ghent, BE

11:15 - 11:30 **WC4 - A 50GBIT/S NET ERROR-FREE NRZ 850NM VCSEL BASED OPTICAL INTERCONNECT**

L. Chorchos<sup>1</sup>, N. Ledentsov Jr.<sup>2</sup>, M. Agustin<sup>2</sup>, J. Kropp<sup>2</sup>, V.A. Shchukin<sup>2</sup>, V..P. Kalosha<sup>2</sup>, J..P. Turkiewicz<sup>1</sup>, N..N. Ledentsov<sup>2</sup>; <sup>1</sup>Warsaw, PL, <sup>2</sup>Berlin, DE

11:30 - **WC5 - A 4X25-GBPS MONOLITHICALLY INTEGRATED SI PHOTONIC WDM**  
11:45 **TRANSMITTER WITH RING MODULATORS**

M. Kim<sup>1</sup>, K. Park<sup>2</sup>, W. Oh<sup>2</sup>, C. Mai<sup>3</sup>, S. Lischke<sup>3</sup>, L. Zimmermann<sup>3</sup>, W. Choi<sup>1</sup>; <sup>1</sup>Seoul, KR, <sup>2</sup>KR, <sup>3</sup>DE

11:45 - **WC6 - NON-LINEAR SYSTEM IDENTIFICATION SCHEME FOR THE DESIGN**  
12:00 **OF EFFICIENT COMPENSATORS AND CALIBRATIONS**

H. Faig<sup>1</sup>, S. Cohen<sup>1</sup>, D. Sadot<sup>1</sup>, L. Gantz<sup>2</sup>; <sup>1</sup>IL, <sup>2</sup>Yokneam, IL

12:00 - 13:30 **Lunch Break (ON OWN)**

WD

13:30 - **RF/High-Speed Testing III** Mesa Ballroom  
15:00

Moderation: D. Kuchta, US

13:30 - **WD1 - A 112 Gb/s Optical Link Based on Silicon Photonics and CMOS Electronics**  
14:00

H. Rong<sup>1</sup>, H. Li<sup>2</sup>, G. Balamurugan<sup>2</sup>, M. Sakib<sup>1</sup>, R. Kumar<sup>1</sup>, H. Jayatilleka<sup>1</sup>, O. Dosunmu<sup>1</sup>, A. Liu<sup>1</sup>, J. Jaussi<sup>2</sup>, B. Casper<sup>2</sup>; <sup>1</sup>Santa Clara, CA/US, <sup>2</sup>Hillsboro, OR/US

14:00 - **WD2 - SELF-HOMODYNE 16-QAM SCHEME FOR LOW COMPLEXITY 200**  
14:15 **GBPS DATA CENTER INTERCONNECTS**

R. Kamran, S. Naaz, S. Manikandan, S. Goyal, R. Ashok, S. Gupta; Mumbai, IN

14:15 - **WD3 - REAL-TIME DIGITAL SUBCARRIER CROSS-CONNECT BASED ON**  
14:30 **DISTRIBUTED ARITHMETIC DSP ALGORITHM**

T. XU<sup>1</sup>, R. Hui<sup>2</sup>; <sup>1</sup>KS/US, <sup>2</sup>Lawrence, AL/US

14:30 - **WD4 - HIGH-SPEED ATTO-JOULE PER BIT PHOTONIC CRYSTAL**  
15:00 **NANOCAVITY MODULATOR**

E. Li, A. Wang; Corvallis, OR/US

15:00 - 15:30 **Coffee Break/Exhibits**

WE

15:30 - 17:30 **Workshop on 5G** Mesa Ballroom

# A 4x25-Gbps Monolithically Integrated Si Photonic WDM Transmitter with Ring Modulators

Minkyu Kim<sup>1</sup>, Kangyeob Park<sup>2</sup>, Won-Seok Oh<sup>2</sup>,  
Christian Mai<sup>3</sup>, Stefan Lischke<sup>3</sup>, Lars Zimmermann<sup>3</sup> and Woo-Young Choi<sup>1</sup>

<sup>1</sup>Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea

<sup>2</sup>SoC Platform Research Center, Korea Electronics Technology Institute, Seongnam 13509, South Korea

<sup>3</sup>IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany  
minkyu226@yonsei.ac.kr

**Abstract:** We demonstrate a 100-Gbps (4x25-Gbps) Si Photonic WDM transmitter containing monolithically integrated Si ring modulators (RMs) and BiCMOS driving circuits. Our transmitter is designed with the large-signal circuit model for the Si RM, which allows easy and accurate optimization of the entire WDM transmitter.

Depletion-type Si ring modulators (RMs) attract a great amount of research and development interests because they provide high modulation bandwidth along with the small footprint and the wavelength-division multiplexing (WDM) capability [1,2]. These advantages can be further enhanced by the monolithic integration of RMs and driving circuits especially for the high-performance computing interconnect application. For this application, it is highly desirable if the entire WDM transmitter performance can be simulated in the standard IC design environment. We reported an accurate and easy-to-use large-signal circuit model for a RM [3] and, in this paper, present a 4x25-Gbps WDM transmitter whose performance is optimized based on the SPICE simulation of the RMs and the driving circuits.




Fig. 1 Block diagram and schematic of the monolithic WDM transmitter

Fig. 1 shows the block diagram of our monolithic WDM Si transmitter containing pre-drivers, emitter-follower (EF) buffers, modulator driver circuits, and Si RMs. The target FSR of the Si RMs is 12nm and the target WDM channel spacing is 3nm around  $\lambda=1310\text{nm}$ . Since the RM's resonance wavelength changes due to the process variation and operation conditions, an on-chip heater is integrated next to each Si RM so that the RM resonance wavelength can be thermally tuned. Fig. 1 also shows the schematics for driver circuits implemented with SiGe BiCMOS technology. The pre-driver uses RC degeneration for high-speed operation. The driver has resistive degeneration and is connected to the Si RM with capacitive coupling. The cascade structure is used so that the driver can deliver up to  $4\cdot V_{p2p,diff}$  swing to the RM from 4.5V supply without transistor breakdown.

Fig. 2(a) shows the measured normalized transmission characteristics at three different bias voltages for one of the RMs used in the transmitter. With  $4\cdot V_{p2p}$  driving voltage, it has about 8dB extinction ratio. From these measurement results, we can extract numerical values for three key parameters of Si RM:  $n_{eff}$  for the ring waveguide effective index,  $\tau$  and  $\tau_1$  for the decay time constant of the energy amplitude in the coupled and the uncoupled ring resonator, respectively [4]. These parameters can be converted into circuit parameters for the Si RM equivalent circuit model shown in Fig. 2(b), details of which can be found in [3]. Table I lists the numerical values for the key parameters and circuit parameters.




Fig. 2(a) Measured and simulated transmission characteristics of Si RM for different  $V_{Bias}$  and (b) large-signal equivalent circuit model for Si RM

TABLE I: EXTRACTED SI RM PARAMETER VALUES AND CALCULATED RLC VALUES FOR CIRCUIT MODEL

$V_{Bias}$ (V)	$n_{eff}$	$\tau_1$ (ps/rad)	$\tau$ (ps/rad)	$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	C (fF)	L (nH)
0	2.730962	22.27	7.11	8.181	10.27	0.97	114.413
-2	2.731004	22.82	7.17	9.474	10.02	0.84	
-4	2.731024	23.11	7.19	10.452	9.90	0.76	

Using the RM circuit model, the monolithic Si WDM transmitter is designed and fabricated by IHP's Photonic BiCMOS foundry service, which provides high-performance 0.25- $\mu\text{m}$  SiGe BiCMOS circuits and Si photonic components on the same wafer [5]. For the optimization of the transmitter performance, careful selection of the load impedance ( $R_L$ ) for each driver circuit is important since it determines the driver bandwidth as well as the power consumption. Fig. 3(a) shows the simulated eye diagrams for the entire transmitter having two different  $R_L$  values. Although larger  $R_L$  provides smaller power consumption, it limits bandwidth of the whole transmitter as shown in the eye diagram. The total power consumption for 100-Gbps operation is 1126mW, excluding the external laser and heater power. The transmitter performance optimization can be easily done in the SPICE environment as the RM behavior is accurately modeled with the RM equivalent circuit. Fig. 3(b) shows the photo of the fabricated chip whose active area is 0.16mm<sup>2</sup>. Fig. 3(c) shows the measured 25-Gbps NRZ eye diagrams. Also shown are the SPICE simulated eye diagrams which agree well with the measured results. More details of our design optimization and measured results will be presented.




Fig. 1(a) Simulated eye diagram for 25-Gbps with different load resistance of the driver circuit, (b) Chip photo of our WDM transmitter, and (c) 25-Gbps NRZ measured results for four different channels with simulated results (solid)

This work was supported by Materials and Parts Technology R&D Program funded by the Korean Ministry of Trade, Industry & Energy (Project No. 10065666). Authors are thankful to IC Design Education Center (IDEC) for EDA tool support.

- [1]J. Sun *et al.*, "A 128 Gb/s PAM4 Silicon Microring Modulator," *Opt. Fiber Commun. Conf. Postdeadline Pap.*, vol. 1, p. Th4A.7, 2018.
- [2]A. H. Atabaki *et al.*, "Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip," *Nature*, vol. 556, no. 7701, pp. 349–354, 2018.
- [3]M. Kim *et al.*, "A Large-signal Equivalent Circuit for Depletion-type Silicon Ring Modulators," in *Optical Fiber Communication Conference*, 2018, vol. 1, no. c, p. Th2A.13.
- [4]B. E. Little, S. T. Chu, H. A. Haus, J. Foresi, and J.-P. Laine, "Microring resonator channel dropping filters," *J. Light. Technol.*, vol. 15, no. 6, pp. 998–1005, Jun. 1997.
- [5]D. Knoll, S. Lischke, A. Awany, and L. Zimmermann, "(Invited) SiGe BiCMOS for Optoelectronics," *ECS Trans.*, vol. 75, no. 8, pp. 121–139, Sep. 2016.