

	[Short Course 1] 3차원 집적 기술: 원리와 응용		[Short Course 2] 차세대 저전력소자의 개발과 설계									
	Room A	Room B	Room C	Room D	Room E	Room F	Room G	Room H	Room I	Room J	Room K	Room L
2월 23일(화)	FU SHI	FWSHUTTU	5증 하배ī	하배11+111	커베셔호I	보괘	보궤ㅠㅠㅠ	6 3 으배1	은배11	처오	처오╥ᠴ᠁	5중 르비
					신엔인물니	<u>स्ता</u>		म न्यू (TUA D	म न्य	10 T IA KI		포미
08:30-10:30	Analog Design I	1D/2D Materials & Devices	Novel Si Devices and Integrated Circuits (4)	Device Physics and Characterization 1 : Field-effect		High efficiency sensors and devices	Novel Si Devices and Integrated Circuits (1)	Nanofabrication for Application		Memory processing and RRAM operation	Interaction of system SW and semiconductor	
10:30-10:40	휴식 (& 커피, 다과)											
	ITA2-L1	[TB2-D]	[TC2-M]	[TD2-G]		ITF2-01	[TG2-F]	[TH2-J]	CDC	[TJ2-K]	ITK2-R1	
10:40-12:40	Analog Design II	Oxide Semiconductors	RFIC and smart RFID tags	Reliability Analysis : Thin- film transistors and field-effect transistors		VLSI System Design for Communications	Novel Si Devices and Integrated Circuits (2)	Nanofabrication for Application		NAND, PCRAM, and MRAM	Little more faster, and even better reliability	
12:40-13:40				점심 [포레스	:트볼룸 / 4층]							Chip
13:40-14:20	기조강연 1 : Prof. Akira Toriumi (The University of Tokyo) "Materials Innovation for Versatile Electron Devices in IoT Era" [컨벤션홀 K+W / 5충]										Design Contest & 전시	
14:20-15:00	기조강면 2 : 박재근 교수 (한양대학교) " Nonvolatile Memory Technology beyond 20nm : Dilemma & Challenge" [컨벤션홀 K+W / 5층]											
15:00-15:10	휴식 (& 커피, 다과)											
	[TA3-A]	[TB3-D]	[ТСЗ-Н]	[TD3-G]		[TF3-Q]	[TG3-F]	[TH3-J]	[TI1-N]	[ТЈЗ-К]	[TK3-E]	
15:10-17:10	A2: Enabling packaging technologies	Process Technology for Thin Films	Display and Imaging Technologies	Device Modeling and Simulation 1 : RF, teraherz, low-power, and		Metrology and Inspection I	Novel Si Devices and Integrated Circuits (3)	Graphene and Related Carbon Nanostructures	Advances in Design Technology	Circuit related topics and memory selectors	Advanced GaN Technology	
17:10-18:30	포스터 세선1 [TP1]											
18:30-20:00						만찬 [컨벤션홀	FK+W / 5층]					
20:00-				Ru	mp Session 1 : 스 Rump Session 2	노케일링 한계 극복을 : 초연결 사회의 반!	- 위한 미래 반도체 도체 기술 전망과 괴	기술 [태백룸 / 5 바제 [함백룸 / 5층]	층]			
[- ·			
2월 24일(수)	KOOM A	KOOM B	KOOM C 5층	ROOM D	ROOME	KOOM F	KOOM G	коот н 6 3	KOOM I	Room J	ROOM K	KOOM L 5층
	태백I	태백II+III	· 함백I	함백II+III	컨벤션홀L	봉래I	봉래II+III	육백I	육백II	청옥I	청옥II+III	로비
	[WA1-A]	[WB1-D]	[WC1-C]	[WD1-G]		[WF1-Q]	[WG1-F]	[WH1-J]	[WI1-N]	[WJ1-K]	[WK1-E]	
08:30-10:00	A1: Contact and thin film technologies for high performance	Thin Films for Emerging Devices I	Materials Growth & Characterization : Emerging new electrical	Device Physics and Characterization 2 : Memory devices		Metrology and Inspection II	Materials and Processing Technologies	Two- Dimensional Materials beyond Graphene	Architecture- Level Design Techniques	Unconventional approaches in memory research	GaN Power Device	
10:00-10:10						휴식 (& 커피, 다과)					
	[WA2-A]	[WB2-D]	[WC2-C]	[WD2-G]		[WF2-0]	[WG2-F]	[WH2-J]	[WI2-B]	[WJ2-P]	[WK2-E]	전시
10:10-11:40	A3: Novel interconnect and packaging technologies for emerging	Thin Films for Emerging Devices II	Materials Growth & Characterization : III-Nitrides and Si	Device Modeling and Simulation 2 : Ab-initio and theoretical study		VLSI System Design and Applications	Si and Group-IV Photonics	Two- Dimensional Materials / Spintronics	Patterning	Device for Energy (Solar Cell, Power Device, Battery, etc.)	III-V Device	

포스터 세션2 [WP1]

점심 [포레스트볼룸 / 4층]

[제23회 한국반도체학술대회_Program at a Glance]

Room B 함백룸(5층)

Room A 태백룸(5층)

2월 22일(월)

11:40-13:00 13:00The 23rd Korean Conference on Semiconductors (KCS 2016)

제23회 한국반도체학술대회

2016년 2월 22일(월)-24일(수), 강원도 하이원리조트

[Panel] CDC_201501054	주파수 체배기가 집적된 CMOS 기반 G-band 신호원 주저자: 김정수 지도교수: 이재성 <i>고려대학교</i>
[Panel] CDC_201501055	5-GHz Phase-Locked Loop Using Pseudo-Differential Delay Cell With Linear VCO Gain 주저자: 김민규 지도교수: <u>최우영</u> <i>연세대학교</i>
[Panel] CDC_201501056	Multi-channel neural recording system 주저자: 장정우 지도교수: 송윤규 <i>서울대학교</i>
[Panel] CDC_201501057	Application of the Common-Centroid Layout Method for High Randomness of PUF 주저자: 최강운 지도교수: 홍종필 <i>충북대학교</i>
[Panel] CDC_201501058	High gain and low noise switched capacitor TIA for sensor readout circuits 주저자: 정훈주 지도교수: 정훈주 <i>금오공과대학교</i>
[Panel] CDC_201501059	Cross Coupled VCO의 구조에 따른 FoM 분석 주저자: 고가연 지도교수: 박창근 <i>숭실대학교</i>
[Panel] CDC_201501060	0.3-V Supply Charge pump circuit for 65 nm CMOS 주저자: Heesauk Jhon 지도교수: 최우영 <i>서강대학교</i>

5-GHz Phase-Locked Loop Using Pseudo-Differential Delay Cell With Linear VCO Gain

Minkyu Kim, Tongsung Kim and Woo-Young Choi

Department of Electrical and Electronic Engineering, Yonsei University Seodaemun-gu, Seoul 120-749, Korea minkyu226@yonsei.ac.kr

There are great amounts of researches and development interests in high-performance phase-locked loop (PLL) circuits. Voltage-controlled oscillators (VCOs) with pseudo-differential delay cells have advantages of low jitter, low power, and multiphase output [1]. However, they have non-linear gain characteristics. In this study, we modified delay cell structures for the goal of linearizing VCO gain characteristics. Fig. 1 shows the schematics of the conventional delay cell and newlyproposed pseudo-differential delay cells. Fig. 2 shows postlayout simulation result for VCO gain characteristics for both structures.



Fig1. Schematic of (a) conventional (b) proposed delay cell



Fig2. Simulated VCO output frequency

Fig. 3 shows the overall PLL block diagram, which produces 5-GHz clock signals with 156.25-MHz reference clock. Our PLL circuit is implemented in standard 65-nm CMOS technology. Fig. 4 shows the microphotograph of the fabricated chip. Fig. 5 shows measured VCO gain characteristics and time-domain output signals. These results prove that pseudo-differential delay cell has linearized VCO gain. The PLL consumes 4mW and have 4.1ps RMS jitter with 5-GHz output clock.



Fig3. Block diagram of designed PLL



Fig4. Chip microphotograph of PLL



Fig5. Measured (a) VCO output frequency (b) eye diagram

REFERENCE

 S.-J. Lee, et al., "A Novel High-Speed Ring Oscillator for Multiphase Clock Generation Using Negative Skewed Delay Scheme", *IEEE J. Solid-State Circuits*, vol. 32, no. 2, Feb. 1997

This work was supported by the National Research Foundation of Korea grant funded by the Korea government (MEST) [2015R1A2A2A01007772]. The authors are also thankful to IDEC for MPW and EDA software support.

The 23rd Korean Conference on Semiconductor(KCS 2016)

5-GHz Phase-Locked Loop Using Pseudo-Differential Delay Cell With Linear VCO Gain

Minkyu Kim, Tongsung Kim and Woo-Young Choi

Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea

PLL with Linear K_{vco} for High-Speed Interconnect Application

High-Speed Interconnect Applications





DisplayPort (5.4G) HDMI (3.4G)

- High-speed electronic interconnect applications
 USB, SATA, DisplayPort, HDMI, etc.
- ✓ Low-power, low-jitter PLL at transmitter required



 \checkmark VCO has large portion for area, power, jitter, speed

✓ Small-area, high-speed, low-power, low-jitter VCO is described

Design of Linear K_{vco}

• Ring Type VCO



- Ring type VCO with differential delay cell is used widely for small-area, high-speed operation, *but static-power*
- Low-power VCO can be achieved by pseudo-differential delay cell, *but non-linearity* in certain control voltage range
- Proposed Delay Cell







Measurement Results





- ✓ Only PMOS control
 →Non-linear for higher control voltage
- ✓ Addition of NMOS control
 →Linear in wide range

Conclusion

5-GHz PLL with linear VCO gain in wide control voltage range is realized