A-SSCC 2008

The 4th
IEEE Asian Solid-State Circuits Conference
Fukuoka, November 3-5, 2008

Advance Program





www.a-sscc.org

A-SSCC2008 Program at a Glance

| Nov. 3 | Navis-C | Navis-B | Navis-A | Argos-F | Argos | Nire | Kusu |
|--------------------------------------|--|--|--|---|--------------|----------------------|-----------------|
| 09:00-10:20 (80) | Tutorial 1 Design of Femto-joule Energy Efficient ADCs in CMOS Geeft Van der Plac (NAEC) | Tutorial 2 Advanced SIP design Joungho Kim (KAIST) | | | | | |
| 10:20-10:40 (20) | The state of the s | tak | - | | | 1 | |
| 10:40-12:00 (80) | Tutorial 1 Design of Femto-joule Energy Efficient ADOs in CMO9 Geent Van der Plas (IMEC) | Tutorial 2 Advanced SIP design Jourgho Kim (KAIST) | | Panel Exhibition by | | | |
| 12:00-13:00 (80) | Lu | noh | | Fukuoka Industry, Science & Technology Foundation (Fukuoka IST) | | 8 | |
| 13:00-14:20 (80) | Tutorial 3 Advanced Clock Distribution System Sinon Tem (Intel) | Tutorial 4 Economic and Design Choices for Nano-scale Electronic Systems Sixe Nerendre (Tytore) | | http://www.2.lab-bt.jp/english/ | | Organizing Committee | Internet Lounge |
| 14:20-14:40 (20) | B | tak . |] | | | 1 | 5 |
| 14:40-16:00 (80) | Tutorial 8 Advanced Clook Distribution System Stron Tam (Ints) | Tutorial 4 Economic and Design Choices for Nano-scale Electronic Systems Blue Narendre (Tytone) | | | | tee Office | 8 |
| 18:00-17:30 (90) | | | | Student Design Contest (SDC) | | | |
| 17:30-18:00 (90) | Welsome Reception | | | | | | |
| Nov. 4 | Navis-C | Navis-B | Navis-A | Argos-F | Argos A&B | Nire | Kusu |
| 08:30-08:40 (10) 08:40-08:50 (10) | | Ceremony uoka Prefeotural Governor | | | | П | |
| 08:50-09:35 (45) | Plenar "Aiming for an Environme | obs Praik 1 ntal-Oriented CE Platform* ntal-Oriented CE Platform* | | Panel Exhibition by Fukuoka IST | | | |
| 09:40-10:26 (45) | Flenary Talk 2 "Foundry-Fabless Collaboration for demiconductor 3oC Industry in Korea" Young Haen On (Dongbu HTTek Sentconductor) | | | | | | |
| 10:26-10:55 (30) | В | eak | | SDC Exhibition | - 4 | | |
| 10:66-12:86 (100) | Industry Program 1 Processors and Mutrimedia Circuits Siefan Rusu (Intel), Sheojun Wel (Phoenix Microelectronics) | Industry Program 2 High-Speed Signaling and Interfaces Chenghyun Kim (Semsung Electronic), Koji Kai (Penesonic) | | Panel Exhibition by Fukuoka IST | | Organizing | Into |
| 12:35-13:40 (65) | Lunoh | | | ± * - / | _ | Com | 1 |
| 13:40-16:46 (126) | Session 1 Muti-stage AID Converters Yong Moon (Soongsl Unix.), Kolchi Ono (Sony) | Session 2 Power and Delay Reduction Techniques for Digital Circuits Xiaoyang Zeng (Fudan Univ.), Hideyuki Kabuo (Penesonic) | Session 3 Short-Range Interface Systems Yesunoto Tontle (Fujitsu Laboretories), Hiroyuki Mizuno (Hitachi) | Session 4 mm-Wave CHOS Circuits Shound Kouzel (Toshibe), Howerd Luong (HKUST) | | mill as | Internet Lounge |
| 16:46-16:60 (6) 16:60-17:80 (100) | Panel Discussion 1 SiP2.0: What, When, and How? Mesquil Mazuro (NEC Dectorics) | ealk Panel Disoussion 2 Digitally Assisted Analog and RF Circuits: Potentials and Issues Acad A, Abid (UCLA) | | Panel Exhibition by Fukuoka IST | | Office | |
| 17:30-18:00 (30) | Br | eak | <u> </u> | SDC Exhibition | | 1 | |
| 18:00-18:45 (45) | Special Lecture How to Write a Good JSSC Paper Brent Neuto (Unix. of Twente) | | | Panel Exhibition by Fukuoka IST | | | |
| 18:45-19:00 (16) | Br | eak | | | | - | |
| 19:00-21:00 (120) | | | | | Banque | | 1 |
| Nov. 5 | Navis-C | Navis-8 | Navis-A | Argos-F | Argos A&B | | Kusu |
| 08:30-09:16 (45) | Plenary Talk 8 "4G Wireless Technology: When will it Happen? What does it Offer?" Bit Krenk (Texas Instruments) | | | | | 05.570 | |
| 09:15-09:50 (35) | Session 6 | eak Session 8 | Session 7 | Bession 8 | _ | 3 | |
| 08:60-12:20 (160) | Advanced Power Management Yesuhiro Sugimoto (Chuo Univ.), Bili Liu (Analog Devices, Shanghal) | Multimedia Signal Processing Takeshi ikeraga (Waseda Univ.) Oh-Kyong Kwon (Hanyang Univ.) | Wireline Communication Wice and Communication Woo Geun Rhee (Tsinghus Unic.), Hirsyuld Okade (NEC Electronics) | Memory Hroyaki Yamauchi (Fukuska Inst. of Tech.), Jae-Yoon Sim (POSTECH) | | Organizing Committee | Internet Lounge |
| 12:20-13:20 (60) | Session 8 | noh Session 10 | Session 11 | Service 10 | - | 20.00 | 100 |
| 18:20-16:26 (126) | Analog Cirouit Teshimique Sung Min Park (Ewhe Womens Univ.), Tsung-Holen Un (National Talwan Univ.) | Communication Signal Processing Ramchan Woo (LG Electronics), Tel-cheng Lee National Talwan University | Session 11 Bleotronios for Health Al Keshoverd (TSAC), Rel) Hettori (Kyushu Unix.) | Session 12 RF Transpeiver Circuits Keng-Yoon Lee (Konkuk Unik), Ryangou Kith (Panesonic) | | ttee Office | offe |
| 16:26-16:46 (20) | | esk . | 2002000 | | | | 1 |
| 16:46-18:16 (160) | Session 13 Sigma-Delta and Flash Data Converters Hung-Surg Li (MedicTek), Semoku Tsukamoto (Fujitsu Laboratorkes) | Session 14 Measurement & Characterization of Digital Circuits Mekoto Rede (Lhiv. of Tokyol, Vesenthe Emegunte (Intel Technology India) | Bession 16 Clook Generation Circuits Sitianth Good (H-Micro Americal, Kolchino Mechiko (Reneses Technology) | Session 18 RF Amplifiers and VCOs Minoru Rujohime (Univ. of Tokyo), Hyunchoi Shin (Kwengwoon Univ.) | | | |

2

Session 12: RF Transceiver Circuits

Time: 13:20-15:25 Room: Arogs F

Co-Chairs: Kang-Yoon Lee (Konkuk University)

Ryangsu Kim (Panasonic)

12-1 13:20-13:45

A World-Band Triple-Mode 802.11a/b/g SOC in 0.13um CMOS

Chia-Hsin Wu, Yuan-Hung Chung, Anson Lin, Wei-Kai Hong, Jie-Wei Lai, Cheng-Yu Wang, Chih-Hsien Shen, Yu-Hsin Lin, Yi-Hsien Cho, Yang-Chuan Chen MediaTek Inc. Taiwan

Abstract- A world-band triple-mode SOC compliant with 802.11a/b/g is realized in 0.13µm CMOS technology. This SOC features multiple integrated capless LDOs to be compatible with DC/DC supply for low current consumption and minimizing external BOMs. With supplying by a DC/DC converter, the measured 2.4GHz/5GHz sensitivity is -77.5dBm/-74dBm at 54Mbps, and TX 2.4GHz/5GHz 54Mbps EVM is -32dB/-30dB at an output power of -7dBm/-8dBm. This SOC consumes 71mA/83mA at RX mode and 56mA/74mA at TX mode at 2.4GHz/5GHz band respectively.

12-2 13:45-14:10

A 52 pJ/bit OOK Transmitter with Adaptable Data Rate

M.Kumarasamy Raja and Yong Ping Xu National University of Singapore, Singapore

Abstract- A 433-MHz OOK transmitter with adaptable data rate is presented. The proposed circuit completely turns off the transmitter during the transmission of '0' and employs a speed-up scheme to obtain high data rates and low wake up time. The data rate can be adjusted and adapted to the need of applications. Realized in a 0.35-μm CMOS technology, the OOK transmitter has a measured output power of -12.7dBm with a dc power consumption of 580 μW under a 1-V power supply, and a data rate of 3 Mb/s, yielding an energy efficiency of 187 pJ/bit or 3.48 nJ/bit/mW if normalized to the transmitting power. When the proposed speed-up circuitry is enabled, data rate increases to 10 Mb/s, with a dc power consumption of 518 μW achieving an energy efficiency of 52 pJ/bit or 0.97 nJ/bit/mW when normalized.

12-3 14:10-14:35

A 1.2V Interference-Sturdiness, DC-Offset Calibrated CMOS Receiver Utilizing a Current-Mode Filter for UWB

Horng-Yuan Shih¹, Wei-Hsien Chen², Kai-Chenug Juang², Tzu-Yi Yang², Chien-Nan Kuo¹

- 1) National Chiao-Tung University, Taiwan
- 2) Industrial Technology Research Institute, Taiwan

Abstract—An interference-sturdiness receiver with a currentmode filter for 3-5GHz UWB applications is implemented in a 1.2V 0.13µm CMOS process. The chip provides a maximum voltage gain of 70dB and a dynamic range of 60dB. The measured in-band OIP3 is +9.39dBm, out-of-band IIP3 -15dBm and noise figure 6.8dB in the maximum gain mode. An algorithm for the automatic digital DC offset calibration is also demonstrated.

12-4 14:35-15:00

A Programmable-Bandwidth Front-End with Clock-Interleaving Down-Conversion Filters Ming-Feng Huang, and Lai-Fu Chen

Industrial Technology Research Institute, Taiwan

Abstract—Integration of a programmable-bandwidth frontend (PBFE) based on clock-interleaving down-conversion filter (CIDCF) is presented. After demonstration, PBFE has a programmable bandwidth from 1-MHz to 110-MHz. Under 6.14- MA power current (excluding output buffer) and 1.2-V power supply, PBFE gets +8.2-dBm IIP3, +45-dBm IIP2, and 2.6-dB gain. Moreover, a better than 30.59-dB alias-band rejection and 34.032-dB image rejection ratio are obtained. Using a 64- QAM signal with 54-MS/s for IEEE 802.11g standard, PBFE achieves -26.351-dB EVM on a 2.412-GHz RF frequency, 1.072-GHz LO frequency, and 1072-MS/s sampling frequency.

12-5 15:00-15:12

A 1.8-V CMOS Direct-Conversion Tuner for Mobile DTV Applications

Fei Song, Huailin Liao, Jiang Chen, Le Ye, Huaizhou Yang, Junhua Liu, Jinshu Zhao, Ru Huang Peking University, China

Abstract -A 1.8-V 0.18µm CMOS direct-conversion Tuner for UHF band mobile digital TV applications is presented. To meet the stringent requirements of Noise Figure (NF) and IIP3, a capacitor cross-coupled (CCC) common-gate LNA and a novel high-linearity, low-flicker noise Gilbert Mixer are adopted. The LNA achieves 28dB variable gain by using digital controlled current-steering technique and a resistive attenuator. To overcome the gain roll-off at the high frequency channels, a current reuse self-biased post-LNA buffer is proposed as the interface between the VGLNA and Mixer. In addition, a fully integrated DC Offset Correction (DCOC) circuit with switchable high-pass corner frequency, is introduced to realize both low high-pass cutoff frequency and short settling time. A wideband integer-N synthesizer using an adaptive frequency calibration (AFC) of dichotomizing technique, settles less than 200µs for LO generation. The tuner achieves 3.8dB NF, 0dBm IIP3@20dB LNA gain attenuation, 92dB gain dynamic range and occupies 3.45mm× 3.4mm silicon area, while drawing 59mA from 1.8-V voltage supply.

12-6 15:12-15:24

1-Gb/s Mixed-Mode BPSK Demodulator Using a Half-Rate Linear Phase Detector for 60-GHz Wireless PAN Applications

Kwang-Chun Choi, Duho Kim, Minsu Ko and Woo-Young Choi Yonsei University, Korea

Abstract- A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18 μ m CMOS process. The demodulator core consumes 23.4 mW from 1.8 V power supply while the chip area is 165 × 110 μ m². The power-consumption is less than that of the conventional BPSK demodulators and the chip-size is smaller. The proposed circuit is verified by 1-meter 60-GHz wireless link tests with 1-Gb/s data.

Session 13: Sigma-Delta and Flash Data Converters

Time: 15:45-18:15 Room: Navis C

Co-Chairs: Hung S. Li (Mediatek)

Sanroku Tsukamoto (Fujitsu Laboratories)

13-1 15:45-16:10

A 2.4GHz 40mW 40dB SNDR/62dB SFDR 60MHz Bandwidth Mirrored-Image RF Bandpass ΣΔ ADC in 90nm CMOS

Julien Ryckaert¹, Jonathan Borremans^{1,2}, Bob Verbruggen^{1,2}, Joris Van Driessche¹, Liesbet Van der Perre¹, Jan Craninckx¹ and Geert Van der Plas¹

1) IMEC, Belgium

2) Vrije Universiteit Brussel, Belgium

Abstract—A 6th order RF bandpass ΣΔ ADC operating on the 2.4GHz ISM band is presented. The bandpass loop filter is based on digitally programmable Gm-LC resonators. By using a mirrored-image sampling technique, the clock frequency is reduced to 3GS/s, thereby reducing the power consumption. Implemented in a standard 90nm CMOS process, the IC achieves 40dB and 62dB of SNDR and SFDR respectively on a 60MHz bandwidth with 40mW of power consumption.

13-2 16:10-16:35

A 350-MHz Combined TDC-DTC with 61 ps Resolution for Asynchronous $\Delta\Sigma$ ADC Applications

Jorg Daniels¹, Wim Dehaene¹, Michiel Steyaert¹, Andreas Wiesbauer²

1) Katholieke Universiteit Leuven, ESAT-MICAS, Belaium

2) Infineon Technologies AG, Austria

Abstract—A combined Time-to-Digital Digital-to-Time Converter (TDC-DTC) is presented for use in a high-precision single-bit Asynchronous $\Delta\Sigma$ ADC. It quantizes the 1-bit asynchronous square wave with 61 ps precision, obtaining a virtual sampling frequency of 16.4 GHz with only a 350 MHz clock. Measurements confirm that with this precision, the design of a single-bit Asynchronous $\Delta\Sigma$ ADC obtaining 78 dB SNDR over a 500 kHz bandwidth is feasible using only a first-order noise shaping and with a limit cycle frequency of only 8 MHz. With this technique, both the order and the bandwidth requirements of the noise shaping filter can be relaxed, which significantly reduces the analog complexity of the $\Delta\Sigma$ Modulator. The proposed architecture is therefore especially suited for low-voltage nanometer technologies.

46

1-Gb/s Mixed-mode BPSK Demodulator Using a Half-rate Linear Phase Detector for 60-GHz Wireless PAN Applications

Kwang-Chun Choi, Duho Kim, Minsu Ko and Woo-Young Choi

Department of Electrical and Electronic Engineering
Yonsei University
Seoul, Korea
c3kc@tera.yonsei.ac.kr

Abstract- A mixed-mode high-speed binary phase-shift keying (BPSK) demodulator for IEEE802.15.3c mm-wave wireless personal area network (WPAN) application is realized with 0.18 μ m CMOS process. The demodulator core consumes 23.4 mW from 1.8 V power supply while the chip area is 165×110 μm^2 . The power-consumption is less than that of the conventional BPSK demodulators and the chip-size is smaller. The proposed circuit is verified by 1-meter 60-GHz wireless link tests with 1-Gb/s data.

I. INTRODUCTION

The unlicensed 60-GHz band provides opportunities for the wireless personal area network (WPAN) application and there are on-going standardization efforts for this application [1]. 60-GHz offers wide bandwidth (7-GHz), and Gb/s data transmission is possible. Two kinds of baseband modems, single carrier and orthogonal frequency-division multiplexing (OFDM) modems, are discussed in the standardization. Single carrier modems are easier to implement, because their structure is simpler and requires less power-amp linearity than OFDM modems. Although the multi-path fading effect is a problem for single-carrier links, the use of directional antennas can ease the burden [2].

In digital single-carrier demodulators, the speed of analog-to-digital converter (ADC) limits the maximum symbol rate. Digital interpolation [3], which is the most popular digital approach, needs GSamples/s ADC to sample Gsymbol/s signal, and its realization with CMOS is not an easy task. A mixed-mode baseband demodulator can ease this burden [4]. A mixed-mode binary phase-shift keying (BPSK) demodulator having a small chip-size and low power-consumption was reported for home-network applications [5]. An improved version of the demodulator and its application for 60-GHz WPAN is demonstrated in this paper.

This paper is organized as follows. Section II explains the mixed-mode approach to BPSK demodulator. Section III proposes an improved mixed-mode BPSK demodulator circuit. Section IV verifies the designed chip at 1-Gb/s data-rate with 1-meter 60-GHz wireless link tests.

We acknowledge the support IC Design Education Center (IDEC) for supplying CAD tools used in our research.




Fig. 1. Phase detection characteristics: (a) Costas-loop (b) half-rate linear phase detector

II. MIXED-MODE APPROACH

If BPSK modulated signal is supplied to the Costas-loop, the phase difference (=sin2 θ_e) between input signal and internal clock is generated. This process is similar to the phase detection process in phase-locked loop (PLL) or clock-data recovery (CDR) circuits. Consequently, a BPSK demodulator can be realized with the phase-locking architecture.

The phase-detection characteristics of the Costas-loop are shown in Fig. 1(a). Because BPSK signals have two phases, there should be two lock-points at $\pi/2$ and $-\pi/2$ rad. This feature can be realized by a half-rate linear phase-detector (PD), which is generally used for CDR circuits, and its phase-detection characteristics are shown in Fig. 1(b).

The BPSK modulated signals (MOD) can be represented as

$$MOD = DATA \times sin\omega_C t$$
,

where DATA represents input data having 1 for 'high (H)' and -1 for 'low (L)', and ω_C is the carrier frequency. Fig. 2 shows 2-symbols of BPSK signals in the time domain. Slicing them with a hard limiter produces signal shapes very similar to baseband NRZ data. This means that CDR circuits for NRZ data can be applied for synchronizing demodulator clocks to BPSK carrier signals. As shown in the figure, each sequence consists of 2-bit NRZ data in which the front bit is identical to the input symbol.

The demodulator frequency is desired to be the same as the carrier frequency. For BPSK signals, there are 2-bit NRZ data




Fig. 2. Mixed-mode approach




Fig. 3. Data detection flow

within one period of carrier signals. Consequently, half-rate CDR, which uses 1/2 frequency of the data rate, is used.

Fig. 3 shows the data detection flow with a half-rate CDR. The modulated signal, MOD, changes its phase at transition edges of DATA. A hard limiter makes modulated signals into NRZ sequences. After synchronization, the demodulator clock, CLK, is aligned as shown in the figure. SD1 represents the sampled data at both rising and falling edges of CLK. Data detection (DEMOD) can be achieved by inverting all the bits of SD1 that are sampled at the falling edges of CLK (shown as SD2 in the figure).

With this scheme, a BPSK demodulator can be implemented without ADC. For high speed conversion, most ADCs use the flash structure. An n-bit flash ADC requires 2ⁿ comparators, 2ⁿ S&H circuits, a reference generator, and a 2ⁿ-bit decoder. In contrast, our scheme is basically based on one-bit sampler. Consequently, the proposed demodulation scheme consumes less power and occupies smaller area than the digital interpolation scheme which employs ADC and additional digital logic circuits.

III. AN IMPROVED BPSK DEMODULATOR CIRCUIT

The bang-bang PD employed in [5] has an advantage for




Fig. 4. Block diagram of proposed circuit




Fig. 5. Block diagram of half-rate linear PD with BPSK demodulating function

high-speed operation, but the recovered clock has large jitters because the PD gain is very large [6]. In addition, it requires the use of quadrature clock signals, which often causes the mismatch problem between two clock signals.

We propose a new BPSK demodulator having an improved PD architecture. The block diagram is shown in Fig. 4. It is very similar to an analog half-rate CDR circuit. Demodulating function is realized by a few modification of the PD architecture. The block diagram for PD is shown in Fig. 5, which is based on the structure given in [6]; except that Y1 representing the sampled bits by the falling edge of clock is inverted. This PD is composed of 4 latches, 1 MUX and 2 XOR gates. Moreover, this PD does not require quadrature clocks for half-rate operation. Thus it is much simpler than the PD used in [5]. For the VCO in the demodulator, a differential -ended 4-stage ring oscillator [7] is used.

Because the structure of designed BPSK demodulator is similar to that of conventional analog PLL-based CDR, loop-dynamics can be analyzed by conventional equations; except that the PD gain is different from that in conventional CDR analysis. The error-transfer function can be represented as

$$H_{e}(s,N) = \frac{s}{s + K_{PD}(N) \cdot I_{CP} \cdot F(s) \cdot K_{VCO}}$$

where I_{CP} is the charging current(A), F(s) is the impedance of loop-filter, K_{VCO} is the gain of VCO(rad $s^{-1}V^{-1}$), and $K_{PD}(N)$




Fig. 6. Simulated characteristic of PD with charge-pump




Fig. 7. Simulation result of designed circuit

is the gain of PD which depends on the frequency-ratio, N, between carrier frequency and data-rate of BPSK-modulated signal. When N is equal to 2, for instance, the K_{PD} can be approximated to $7/4\pi$. With large N, the K_{PD} goes close to $2/\pi$.

Simulated PD characteristic with charge-pump is shown in Fig. 6. For this simulation, I_{CP} is set to $20\mu A,$ and BPSK signals are generated with 2.05-GHz carrier and 1-GSymbol/s data. The average of output current is measured as a function of input phase difference. The simulation result shows that the PD is linear over 105-degrees, and has one lock-point within 180-degrees. The slope of the curve around the lock-point, $K_{PD},$ is about $34.2\mu A/\pi.$ It is well-matched to $7/4\pi\times20\mu A,$ which is calculated value with N=2.

Fig. 7 shows the simulation result of designed demodulator circuit with 1-Gb/s data-rate and 2.05-GHz carrier-frequency.




Fig. 8. Measurement setup with 60-GHz wireless link

IV. MEASUREMENTS

The demodulator is fabricated with 0.18 μ m CMOS technology. The measurement setup is shown in Fig. 8. The BPSK signals are generated by mixing 2^7 -1 pseudo-random binary sequence (PRBS) data with 2.05-GHz local oscillator signal. RF filters are used to realize the band-limited channel. A tunable attenuator is used to measure the BER vs. SNR performance. 60-GHz RF link is composed of commercial RF components. The distance between Tx and Rx is 1-meter in accordance with the usage model 5 of IEEE 802.15.3c [1]. The signal-loss from Tx_{out} node to IF_{out} node is -19.6 dB. This is due to the insertion loss about 8 dB between 60-GHz LNA and 60-GHz Rx mixer. In order to satisfy the required input swing of DUT, IF-amplifier and limiting amplifier are used in front of DUT.

At first, measurement with the back-to-back link in which IF_{out} node is directly connected to the attenuator, is done. With IF_{out} power larger than -38.5 dBm, the demodulator operates without any errors for 1-Gb/s data. The measured BER at different IF_{out} powers is shown in Fig. 10.

The fabricated chip is also tested with a 60-GHz wireless link. With the wireless link, the demodulator operates without any errors for 1-Gb/s data if IF_{out} power is larger than -36 dBm. The eye diagram of demodulated signals in the error-free condition is shown in Fig. 9 and the phase noise of the recovered clock is shown in Fig. 10. BER vs. IF_{out} power is also measured and the results are shown in Fig. 11. The wireless link causes about 7.5 dB penalty at 10⁻⁹ BER. The reason for the difference in BER slopes between back-to-back and wireless links is not clear at the moment and further investigations are being done. Table I summarizes the performance of the fabricated chip.




Fig. 9. Eye diagram of demodulated signal with wireless link




Fig. 10. Phase noise of the recovered clock




Fig. 11. BER vs. IFout power curve

TABLE I PERFORMANCES OF PROPOSED CHIP

| Process | 0.18 µm | | |
|--------------------------------|---------------------------------------|--|--|
| Supply Voltage | 1.8 V | | |
| Carrier Frequency | 2.05 GHz | | |
| Maximum data rate | 1 Gb/s | | |
| Power Consumption | 23.4 mW (core only) | | |
| Chip Area | 165 x 110 μm ² (core only) | | |
| Phase Noise of Recovered Clock | -97.67 dBc/Hz @ 1MHz offset | | |

V. CONCLUSION

A mixed-mode BPSK demodulator for IEEE802.15.3c millimeter-wave WPAN application is demonstrated. It is fabricated with CMOS $0.18\mu m$ process and it can demodulate up to 1-Gb/s BPSK data with 2.05-GHz carrier frequency through 60-GHz wireless link. The demodulator requires small power-consumption and small chip-size as compared with conventional schemes.

REFERENCES

- "Wireless 1394 from microwave to millimeter-wave: recent R&D and standard activities in MMAC", IEEE P802.15 Working Group for WPANs, 12 Jul. 2004
- [2] M. R. Williamson, G. E. Athanasiadou and A. R. Nix, "Investigating the effects of antenna directivity on wireless indoor communication at 6O GHz," *IEEE International Symposium on Personal, Indoor and Mobile Radio Communication*, Vol. 2, pp. 635-639, Sep. 1997.
- [3] Floyd M. Gardner, "Interpolation in digital modems Part I: Fundamentals," *IEEE Transactions on Communications*, Vol. 41, issue 3, pp. 501-507, Mar. 1993
- [4] Chinh H. Doan, Sohrab Emami, David A. Sobel, Ali M. Niknejad, and Reboert W. Brodersen, "Design considerations for 60GHz CMOS radios," *IEEE Communication Magazine*, Vol. 42, issue 12, pp. 132-140, Dec. 2004.
- [5] Duho Kim, Young-kwang Seo, Hyunchin Kim, Woo-young Choi, "A 622Mbps BPSK Demodulator with Mixed-mode Demodulation Scheme", *IEEE Asian Solid-State Circuit Conference*, pp. 288-291, Nov. 2007.
- [6] Jafar Savoj, Behzad Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector", *IEEE J. Solid-State Circuits*, Vol. 36, No. 5, pp. 761-767, May. 2001
- [7] John G. Maneatis, "Low-litter Process-Independent DLL and PLL Based on Self-Biased Techniques", *IEEE J. Solid-State Circuits*, Vol. 31, No. 11, Nov. 1996